Robust FPGA Hardware Architecture of DPSO Multilevel Image Segmentation
The segmentation presents a fundamental step in every image treatment. It is applied to prepare image for detection, classification and recognition. Also, it is widely used in diverse of fields such as robotics, medical imaging and visions. Thus, it is very important for researchers to develop a new technique to succeed the segmentation stage. In this paper, we proposed a hardware architecture based on Darwinian Particle Swarm Optimization (DPSO) algorithm for multilevel image segmentation using Xilinx System Generator (XSG) tool implemented on Programmable Field Gate Array (FPGA) type Virtex V of XILINX. The integration enters the two tools, Simulink of MATLAB and XSG offers a graphic interface making the visualization of the inputs/outputs. Thus, experimental results can be shown using this tool. The performance of the proposed technique is validated and demonstrated using a set of Benchmarks images.
Disclaimer/Regarding indexing issue:
We have provided the online access of all issues and papers to the indexing agencies (as given on journal web site). It’s depend on indexing agencies when, how and what manner they can index or not. Hence, we like to inform that on the basis of earlier indexing, we can’t predict the today or future indexing policy of third party (i.e. indexing agencies) as they have right to discontinue any journal at any time without prior information to the journal. So, please neither sends any question nor expects any answer from us on the behalf of third party i.e. indexing agencies.Hence, we will not issue any certificate or letter for indexing issue. Our role is just to provide the online access to them. So we do properly this and one can visit indexing agencies website to get the authentic information.